# (12)

# **EUROPEAN PATENT SPECIFICATION**

(45) Date of publication of patent specification: 05.04.95 Bulletin 95/14

(51) Int. Cl.6: G06F 9/46, G06F 11/00

(21) Application number: 89110328.5

(22) Date of filing: 08.06.89

- (54) Systematic recovery of excessive spin loops in an n-way mp environment.
- (30) Priority: 19.07.88 US 221169
- (43) Date of publication of application : 24.01.90 Bulletin 90/04
- (45) Publication of the grant of the patent: 05.04.95 Bulletin 95/14
- 84 Designated Contracting States : DE FR GB
- (56) References cited:
  1984 INT. CONF. ON INDUSTRIAL ELECTRONICS, CONTROL AND INSTRUMENTATION, IECON'84 vol. 2, 22 October 1984, TOKYO, JP pages 1169 1176; T.C. YANG ET AL.: 'A reliable multi-processor system' IBM TECHNICAL DISCLOSURE BULLETIN. vol. 16, no. 7, December 1973, NEW YORK US, pages 2420 2422; P.H. GUM ET AL.: 'Locking architecture in a multiple virtual memory multiprocessing system'

(5) References cited:
PROCEEDINGS OF THE FALL JOINT COMPUTER CONFERENCE December 1968, SANFRANCISCO, US pages 39 - 53; A.N. HIGGINS:

'Error recovery through programming'

- (3) Proprietor: International Business Machines Corporation Old Orchard Road Armonk, N.Y. 10504 (US)
- 72 Inventor: Daly, James Clifford RR2, Box 46A South Road Millbrook New York 12545 (US) Inventor: Nick, Jeffrey Mark 43 Plymouth Road Fishkill New York 12524 (US) Inventor: Rodegeb, Franklin John 62 Kent Road Wappingers Falls New York 12590 (US)
- (74) Representative: Schäfer, Wolfgang, Dipl.-Ing. IBM Deutschland Informationssysteme GmbH Patentwesen und Urheberrecht D-70548 Stuttgart (DE)

읎

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid (Art. 99(1) European patent convention).

#### Description

5

10

15

20

25

30

35

40

45

50

55

This invention relates to the field of systems control programming. More specifically, it relates to mechanisms for detecting and recovering from spin loop situations in multiprocessor system configurations.

A spin loop is a condition which occurs in a multiprocessor (MP) system when a routine executing on one Central Processor (CP) is unable to complete a function due to a dependence on some action being taken on another CP. If the function must be completed before further processing can be performed, the routine may enter a loop and spin waiting for the required action to be taken on the other CP.

Spin loops typically occur in systems such as MVS/XA and MVS/ESA when a system routine is attempting to perform one of the following functions:

- 1. Communicate with other CPs For example, when an MVS system routine running on one CP determines that an address space should be swapped out of main storage, it is necessary to notify all other CPs to purge their translation lookaside buffers of addresses related to that address space. This is accomplished by issuing a SIGP (Signal Processor) Emergency Signal to the other CPs. Until each CP responds with an indication that it has performed the required purge, the initiating MVS routine will enter a spin loop to await completion of the required action.
- 2. Serialization of function across all CPs MVS uses system locks to serialize execution of many functions across all of the CPs in the system. This is necessary to ensure the integrity of the operation being performed. The general locking architecture used in the MVS system is described in the IBM Technical Disclosure bulletin, Dec. 1973, Volume 16, No. 7, at page 2420. As an example, if an MVS routine on one CP wishes to process the results of an I/O interrupt from a device, it must ensure that status about the interrupt is not inadvertently corrupted by a system routine on another CP wishing to initiate a new I/O operation to the device. This is accomplished via the use of a system lock per device. If a system routine requires the lock for a given device which is owned by a routine on another CP, it will enter a spin loop until the lock becomes available.

Spin loops are a normal phenomenon of an MP system. They are almost always extremely brief and nondisruptive to the operating environment. However, when their duration becomes excessive, spin loops become a problem which requires recovery action to resolve. In the prior art, those actions were determined and performed by the system operator.

Excessive spin loop (ESL) conditions can be triggered for a wide variety of causes. For example, the CP which is holding a resource required by the routine spinning on another CP may be:

- o Experiencing a hardware failure
- o Experiencing a software failure
- o Performing a critical function which takes an unusually long period of time to complete
- o Stopped by the operator or by the operating system

In the past, the MVS operating system detected the existence of an ESL and surfaced the condition to the system operator. The detection was performed by the routine in the spin loop, after spinning for a full ESL time-out interval, which was approximately 40 seconds in MVS. It then invoked the Excessive Spin Notification Routine, to issue a message to the operator requesting recovery action.

Determination of the correction recovery action to resolve an ESL condition is complex, error-prone, and especially critical given the severe impact such a condition has on the operating system. Due to the frequency of inter-processor communication and cross-CP resource serialization in an MP environment, when one CP fails, all other CPs very quickly enter spin loops until the problem on the failing CP is resolved.

According to the prior art, there were three recovery actions that an operator can take when an ESL occurs. Each has benefits and drawbacks associated with it. The actions are as follows:

1. Respond to the ESL message to continue to spin on the detecting CP for another excessive spin loop interval.

This will only have benefit if the cause of the spin loop is temporary, i.e., if it is due to some unusually lengthy but legitimate processing on the CP causing the condition.

The problem here is that neither the operator nor MVS knows whether the condition is temporary or not. If the operator does not respond to continue the spin and instead performs a recovery action, the possibility exists that an important MVS system function will be the target of that destructive recovery action. This may even result in an unnecessary system crash.

On the other hand, if the operator does decide to continue the spin, how many times should the spin be allowed to repeat before taking a more forceful action? Each response to continue in the spin loop further prolongs the time that the system is unavailable.

2. Respond to the ESL message to trigger the MVS Alternate CP Recovery (ACR) function for the failing CP. The general ACR function is described in IBM Technical Disclosure Bulletin, Nov. 1973, Volume 16,

No. 6, at page 2005. The algorithm used to determine which is the failing CP in an N-way environment is described in IBM Technical Disclosure Bulletin, July 1983, Volume 26, No. 2 at page 784.

This causes the recovery routines protecting the program running on the failing CP to be invoked. This is done to allow the recovery routines to release resources held on the failing CP which may be required by the CP currently in a spin loop.

The drawback of this action is that it also results in removing the "failing" CP from use by the MVS operating system. Experience has shown that excessive spin loops are usually caused by non-CP related hardware or software errors. The recovery processing associated with ACR may resolve the spin loop but removing the CP from the configuration is highly disruptive and also unnecessary in the majority of spin loop scenarios.

Even with a highly-skilled operator, who determines and performs each recovery action after only 30 seconds delay, the system is completely unavailable for several minutes. In addition, the CP is unnecessarily removed from system use for an undetermined period of time.

Another drawback of the ACR action can be that recovery routines are allowed to retry after being invoked. Therefore, the ability of the ACR action to resolve the spin loop and avoid a system outage is highly dependent on the effectiveness of the recovery routines protecting the failing program. If the recovery routines do not release the resources required by the CP in the spin loop, or retry back to a point in the failing program which caused the problem to begin with, the spin loop condition will not be resolved.

3. Respond to the ESL message to continue the spin on the detecting CP and initiate a RESTART from the system console to interrupt the routine executing on the failing CP. This action will trigger invocation of recovery routines to force the release of resources held on the failing CP.

The drawback of this action is that it results in termination of the current unit of work because recovery routines are not allowed to retry when RESTART is invoked. Thus, even though the recovery routines may be able to successfully resolve the problem causing the spin loop, the program is forced to terminate. If a critical job or subsystem is active on the failing CP when the spin loop is detected, invocation of RESTART will cause loss of that critical subsystem and perhaps require re-IPL of the system.

Another drawback is that the RESTART procedure is more complicated than simply responding to a message and is therefore prone to operator error.

Most ESL conditions, due to operator error or inadequate recovery options, end with a system crash and an extended outage requiring re-IPL.

In addition to the complexities of the recovery decisions required by the operator to recover from an ESL condition, the mechanics of effecting that recovery become significantly more involved if the operator is unable to answer the spin loop message and instead must respond to the spin loop restartable wait state. For example, for an ACR response, the operating procedure involves:

- 1. Stopping all CPs in the system
- 2. Storing the ACR response in main storage on the detecting CP (which may be in violation of the installation's policies)
- 3. Starting all the CPs except the detecting and failing CPs
- 4. Restarting the detecting CP to initiate recovery.

#### SUMMARY OF THE INVENTION

5

10

15

20

25

30

35

40

50

55

The present invention is a system and process in a multiprocessor system environment, for detecting and taking steps to automatically recover from excessive spin loop conditions. It comprises functions and supporting indicators that clearly identify true spin loop situations, and present a hierarchical series of recovery actions, some new to the ESL environment, that minimize the impact of the condition to the multiprocessor system, and its workload.

It is an object of the present invention to provide an automatic and efficient mechanism for detecting and recovering from excessive spin loop situations in an MP environment.

It is a further object of this invention to recognize persistent, related spin loop situations in an MP environment, and recover automatically from them. This includes recovering in parallel from multiple ESL occurrences involving more than one failing CP.

It is a further object of this invention to present a hierarchy of recovery actions representing progressively more severe actions, so that a severe action is taken only when a less severe action has failed to resolve the problem.

#### **BRIEF DESCRIPTION OF THE DRAWINGS**

15

20

25

30

45

50

- Fig. 1 is a linear time flow diagram showing an overview of the Excessive Spin Loop Recovery (ESLR) Function operating in a 2-way MP environment.
- Fig. 2 is a function flow diagram outlining Excessive Spin Loop Recovery processing.
  - Fig. 3 is a function flow diagram showing the hierarchy of recovery actions taken within ESLR processing.
  - Fig. 4 is a linear time flow diagram showing a scenario in which ESLR processing is used to resolve a spin loop deadlock situation in a 6-way MP environment.

Figure 1 shows an environment in which an embodiment of the present invention operates. It illustrates a 2-way MP system consisting of Central Processor 1 (10) and Central Processor 2 (11). Central Processor 1, having obtained spin-type lock x at time t0 (101), subsequently enters a disabled loop (102); Central Processor 2, requesting spin lock x at time to +1 (110), is unable to obtain it, and so "spins", periodically re-requesting the lock (111).

As with systems of the prior art, it is the responsibility of the processes which have requested a spin-type lock to determine that a "long" time has elapsed since the lock was requested (a time interval referred to as the ESL, or Excessive Spin Loop, interval); having recognized that this period of time has elapsed, (112), the requesting processor invokes the Excessive Spin Loop Recovery (ESLR) processing of this invention (113). This processing ultimately results in the release of the lock by processor 1 (103), and allows the subsequent acquisition of the lock by processor 2 (114).

Referring to figure 2, excessive spin loop recovery processing is entered when the CP requesting the lock detects that it has been waiting for the lock for an excessive amount of time. On entry, this routine checks to determine whether excessive spin loop recovery processing is active on any other CP in the complex by checking the CVT global control block (24) via the atomic "Test and Set" operation. If the answer is yes, there is an immediate return and this indication is not treated as a detection of an excessive spin loop.

If the answer is no, the failing CP is identified as indicated in the aforementioned TDB (Vol. 26, No. 2, at p. 748), and the identity of the failing CP is saved. A check is then made to see whether any spin loop recovery action was taken for this failing CP within the last excessive spin loop interval. If so, subsequent recovery processing is bypassed. In tightly-coupled MP systems of three of more CPs, this is done because two different CPs could enter ESLs against the same failing CP within the same interval. When the first of these two ESLs results in a recovery action, the second ESL must be prevented from initiating another (more disruptive) action before the first one has a chance to complete.

The Excessive Spin Loop Recovery Processor (ESLR) maintains a table in global storage showing the time of the last ESL recovery action taken against each CP. This Last Action Taken (LAT) Table (25) has one entry per CP. ESLR then compares the clock value on entry with the LAT entry for the failing CP. If an ESL interval has not passed since the last action against this failing CP, no action is taken. However, the last detection time LASTDT (28) field is updated because this detection must be recorded to ensure the proper determination of a persistent problem. The clock value is again obtained and then stored in the global ESL field (28), indicating that this detection is treated as a global detection, and the routine returns to the caller.

If no action was taken for this CP within the last ESL interval, a check is made to see if an ESL was detected against any CP within the last two ESL intervals (23).

The question here is whether two consecutive ESL occurrences represent repeated manifestations of the same problem (i.e., a persistent problem) or whether each ESL occurrence represents a separate problem. If an ESL is identified as occurring for a persistent problem, the recovery action for that ESL will be the next one in the series of increasingly severe actions for that particular failing CP.

If an ESL is determined to be the initial manifestation of a problem, all the ESL indicators for all CPs are reset so that any sequence of actions for any CP starts at the first action.

The Excessive Spin Loop Recovery Processor (ESLR) maintains a field (LASTDT) (28) in global storage showing the time of the last detection of an ESL against ANY CP.

A persistent problem exists if: T-LASTDT < 2xESLI where:

T = time of this entry to the ESL Recovery routine

ESLI = excessive spin loop interval.

When processing of this ESL is complete, LASTDT is updated with the current time at exit from ESLR process.

Given that time between entries to ESLR from a given spin routine is equal to ESLI plus a very small delta consisting of linkage time from the spin routine to the ESLR process, it follows that the spin routine will continue to call ESLR in less than two spin loop time-out intervals until it has obtained its acquired resource. However, a given invocation of ESLR may be locked out if another CP has already serialized the ESLR function. Therefore, ESLR must be cognizant of all entries to ESLR from any CP. If no entry to ESLR occurs from any CP for two or more spin loop time-out intervals, then it follows that ALL spinning routines obtained ALL their desired

resources subsequent to the last call to ESLR.

The next check is a determination whether the failing CP is in fact executing a routine that is exempted from excessive spin loop recovery processing (indicated in the LCCA block (27)). A mechanism for providing such an exemption is required because there are legitimate system routines which could otherwise trigger ESL conditions because the time to complete the function exceeds the ESL time-out value. This allows the system routines to set an indicator around the lengthy function in a field checked by the ESL recovery process. This exemption mechanism allows the ESL interval to be reduced far below its value in previous MVS systems of 40 seconds to significantly improve ESL recovery performance. It eliminates the need to spin for such long periods to avoid an ESL detection and recovery action for a legitimate, temporary condition. Some MVS functions included in this validly exempted category are those which load restartable CP wait states for operator communication, place a CP temporarily in a stopped state, or communicate with the operator via disabled console communication facility.

If the failing CP is not executing an exempt routine, recovery action is initiated for that failing CP. This recovery action processing is further described in Figure 3. Having taken the appropriate recovery action, the current clock value is placed in the LAT field (26) of the failing CP and the global ESL field (LASTDT (28)) and return is made to the caller.

Referring to Figure 3, on entry to recovery action processing an index is incremented associated with the failing CP. A check is then made against the value of the index. If the value equals 1, a return is made to the caller. This results in a continuation of spinning on the desired lock for another ESL interval. It is important to wait for this additional ESL interval since it is possible that a call may have been made to excessive spin loop recovery processing in the window of time between the clearing of the exemption flag and the enabling of the associated CP and in this case no disruptive recovery action is desired.

If the index is equal to 2, an indicator is set in the CVT control block indicating ABEND as the recovery action. A Signal Processor instruction indicating restart is then issued to the failing CP to give control to the restart FLIH. Return is then made to the caller. On the failing CP the RESTART FLIH checks the CVT indicator and sets a flag indicating the ABEND action and passes control to the Recovery Termination Manager to execute the ABEND action, which allows the recovery routines to retry after performing any necessary clean up.

If the index is equal to 3, the CVT flag is set to indicate the TERMINATE recovery option. A signal processor instruction indicating restart is then issued to the failing CP to cause the Recovery Termination Manager to begin running on that CP. The TERMINATE option differs from the ABEND option in that it does not allow recovery routines to retry. Resources owned by the failing unit of work are released, and the unit of work is forced to terminate. Return is then made to the caller.

If the index is equal to 4, Alternate CP Recovery (ACR) is initiated for the failing CP. This initiation is effected by the detecting processor simulating the receipt of a malfunction alert interruption from the failing CP which initiates actions resulting in taking this CP off-line.

## 6-WAY EXAMPLE

15

20

25

30

35

40

45

50

Figure 4 illustrates Excessive Spin Loop Recovery processing active in a 6-WAY MP system, with two independent excessive spin loops: the first involves CPs 0, 1 and 2 all waiting for a resource held by failing CP 3; the second involves CP 4 waiting for a resource held by failing CP 5. The example shows:

- 1. Simultaneous resolution of independent ESLs
- Correct progression through the hierarchy of recovery actions for each ESL taking increasingly severe action when previous action failed to resolve the problem.
- Pacing of actions taken for related ESLs (multiple CPs spinning on the same failing CP).

At times, T, T+2, and T+3, the waiting CPs (0, 1, 2 and 4) request the needed resource of CP 3 or 5. At T+10, CP 0, noticing that an ESL interval (here, 10 seconds) has elapsed without obtaining the resource, calls ESLR processing, which sets the CP 3 index to 1 and saves the time of this ESLR processing (T+10.1) in the LAT field for CP 3 (figure 2B at 26), and LASTDT (28), and then returns to the caller who continues to spin (as indicated in figure 3, since this is the initial detection). At T+12, CP 4 detects an ESL, calls ESLR, which sets the CP 5 index to 1 and saves the time (T+12.1) in LAT entry for CP 5 (26) and LASTDT (28), and then continues to SPIN (fig. 3). Simultaneously at T+12, CP 1 detected an ESL, and invoked ESLR - which immediately returned since ESLR was already active on CP 4 (see fig. 2A at 21). At T+13, CP 2 detected its ESL, called ESLR, which takes no recovery action since one was taken for this failing CP (CP 3) within the last ESL interval (see fig. 2A at 22). The time (T+13.1) is saved in LASTDT (28). At T+20.1, another ESL interval having passed for CP 0, ESLR is again invoked; since no action was taken for failing CP 3 within the last ESL interval (T+10.1 - T+20.1) (see fig. 2A at 22), a recovery action is taken, the index for CP 3 is incremented to 2 (fig. 3 at 31), and the ABEND is signalled to CP 3 (32). The time (T+20.2) is saved in LAT for CP3 (26), and LASTDT (28).

At T+22, CP 1 again detects the expiration of another ESL interval, calls ESLR, which takes no action since action was taken for CP 3 within the past ESL interval (fig. 2A at 22). The time (T+22.1) is saved in LASTDT (28). Also at T+22.1, CP 4 detects the expiration of an ESL interval, calls ESLR, which immediately returns since ESLR is already running on CP 1 (fig. 2A at 21). At T+23.1, CP 2 notes the passing of an ESL interval, calls ESLR, which takes no action since action was taken for CP 3 within the last ESL interval (fig. 2A at 22). The time (T+23.2) is saved in LASTDT (28). At time T+30.2, CP 0 detects the passage of another ESL interval (the ABEND signalled to CP 3 at T+20.2 has not resolved the problem on CP 3), calls ESLR, which, since no action was taken for CP 3 within the last ESL interval, increments CP 3's index (fig. 3 at 31) to 3, then signals "Terminate" to CP 3 (33). Time (T+30.3) is saved in the LAT entry for CP 3 (26) and in LASTDT (28). Note that in this example, the Terminate action against the unit of work on CP 3 resolves the spin loop on CPs 0, 1 and 2. At T+32.1 CP 4, detecting the expiration of another ESL interval (T+22.1 - T+32.1) calls ESLR. ESLR, realizing that no action was taken for CP 5 within the last ESL interval (T+22.1 - T+32.1; LAT for CP 5 is T+12.1), but there was an ESL detected against some CP within the last two ESL intervals (fig. 2A at 23), ESLR increments the index associated with CP 5 to 2 (fig. 3 at 31) and signals ABEND to CP 5 (32). The time (T+32.2) is saved in LAT for CP 5 (26), and in LASTDT (28). In the example, the ABEND action against the unit of work on CP 5 resolves the spin loop on CP 4.

#### Claims

20

25

30

35

40

45

50

55

- In a multiprocessing system complex comprising at least two processors, an operating system, and resources shared among processors, a method for recognition of and recovery from excessive spin loops by the operating system comprising:
  - A) detecting, by a detecting routine in a first processor, that said first processor has been in a spin loop requiring a resource held by a resource-holding routine in another processor for a fixed time period;
  - B) identifying a target processor in said system complex as a target for responsive recovery action;
  - C) performing no responsive recovery actions if a bypass indicator set by a routine in said second processor so indicates;
  - D) automatically performing for said target processor one of a hierarchical sequence of responsive programmed recovery actions if said bypass indicator is off;
  - E) continuing to identify said target and to perform subsequent hierarchical recovery actions for said target processor until said target processor is no longer so identified as said target; F) continuing to so detect the holding of any of said resources for said fixed time period and to identify target processors and perform target processor-specific hierarchical recovery actions until all of said resources are acquired by all detecting processors.
- 2. The method of claim 1 in which a subsequent one of said recovery actions in said hierarchical sequence is performed for said target processor only if an immediately preceding one of said hierarchical recovery actions has been performed for said target processor longer ago than one of said fixed time periods.
- 3. The method of claim 2 in which said subsequent action in said hierarchical sequence is performed if there has been said detecting of one of said spin loops requiring one of said resources held by any of said processors in said multiprocessing complex within two of said fixed time periods, and in which an initial one of said hierarchical actions is performed otherwise.
- 4. The method of claim 3 in which said hierarchical sequence comprises the action of abnormally terminating said routine in said target processor in a manner that permits a resource-holding routine in said target processor to resume normal execution after cleanup.
- 5. The method of claim 3 in which said hierarchical sequence comprises the actions of:
  - A) continuing to wait for said resource to be released for a second fixed time period;
  - B) abnormally terminating a resource-holding routine in said target processor in a manner that permits said routine in said target processor to resume normal execution after cleanup;
  - C) terminating said resource-holding routine in said target processor in a manner that does not permit said routine in said target processor to resume normal execution;
  - D) removing said target processor from said multiprocessor system complex.
  - 6. The method of claim 3 in which said hierarchical sequence comprises the following actions, in the order

listed:

5

15

20

30

45

50

55

- A) continuing to wait for said resource to be released for a second fixed time period;
- B) abnormally terminating said resource-holding routine in said target processor in a manner that permits said routine in said target processor to resume normal execution after cleanup;
- C) terminating said resource-holding routine in said target processor in a manner that does not permit said routine in said target processor to resume normal execution;
- D) removing said target processor from said multiprocessor system complex.
- 7. In a multiprocessing system complex comprising at least two processors, an operating system, and resources shared among processors, a mechanism for recognition of and recovery from excessive spin loops by the operating system comprising:
  - A) detection means for detecting that a first processor has been in a spin loop requiring a resource held by a routine in a second processor for a fixed time period;
  - B) identification means for identifying a target processor in said system complex as a target for responsive recovery action when said detecting means detects said spin loop;
  - C) a processor-bypass indicator associated with each of said processors and having an "on" setting and an "off" setting, said bypass indicator being set to said "on" setting when an exempt routine is executing in said processor associated with said "on" bypass indicator;
  - D) responsive recovery means for freeing said resource held by said target processor only if said processor-bypass indicator associated with said target processor is "off".
  - 8. The mechanism of claim 7 in which said responsive recovery means comprises a hierarchical set of recovery functions, which further comprise an ABEND-triggering function for causing a resource-holding routine executing in said target processor to abnormally terminate, allowing retry.
- 9. The mechanism of claim 7 in which said responsive recovery means comprises a hierarchical set of recovery functions, said functions comprising:
  - A) a spin function for permitting said first processor to remain in said spin loop for a second fixed time period;
  - B) an ABEND-triggering function for causing a resource-holding routine executing in said target processor to abnormally terminate, allowing retry;
  - C) a TERMINATE-triggering function for causing a resource-holding routine executing in said target processor to terminate without retry;
  - D) an ACR function for removing said target processor from said multiprocessor system complex.
- 10. The mechanism of claim 9 further comprising means for causing successive detections of said spin loop fixed time periods resulting in identification of the same target processor or a different target processor to cause invocation of one of said recovery functions, said recovery functions being invoked in the order A, B, C, D for a particular target processor, if one of said functions was invoked less recently than said fixed time period for said identified target processor.
  - 11. The mechanism of claim 10 further comprising means for causing a successive detection of said spin loop fixed time period following a prior detection to invoke a sequential recovery function for said identified target processor when said successive detection occurs within 2 fixed time intervals of said prior detection

## Patentansprüche

- 1. Verfahren für die Erkennung von und die Wiederherstellung aus übermäßigen Programmspinschleifen durch das Betriebssystem in einem Systemkomplex mit Multiprozessorbetrieb, bestehend aus wenigstens zwei Prozessoren, einem Betriebssystem und den Prozessoren gemeinsamen Ressourcen, das umfaßt:
  - A) Erkennen durch eine Routine für die Erkennung in einem ersten Prozessor, wobei der erste Prozessor, der sich in einer Programmspinschleife befindet, eine Ressource benötigt, die von einer Ressourcen haltenden Routine in einem anderen Prozessor während einer festen Zeitperiode gehalten wird;
  - B) Identifizieren eines Zielprozessors in dem Systemkomplex als Ziel für die antwortende Wiederherstellungsaktion:
  - C) Ausführen von nicht antwortenden Wiederherstellungsaktionen, wenn dies ein Umgehungsanzei-

ger, der von einer Routine in dem zweiten Prozessor gesetzt wurde, so anzeigt;

5

10

15

20

30

40

45

50

- D) automatisches Ausführen einer Aktion aus einer hierarchischen Abfolge von antwortenden programmierten Wiederherstellungsaktionen für den Zielprozessor, wenn der Umgehungsanzeiger aus ist;
- E) Fortsetzen der Identfizierung des Zieles und Ausführen nachfolgender hierarchischer Wiederherstellungsaktionen für den Zielprozessor, bis der Zielprozessor nicht mehr als Ziel identifiziert ist;
- F) Fortsetzen, um so das Festhalten einer der Ressourcen für die feste Zeitperiode zu erkennen und um die Zielprozessoren zu identifizieren und um für den Zielprozessor spezifische hierarchische Aktionen für die Wiederherstellung auszuführen, bis alle der Ressourcen von allen erkennenden Prozessoren angefordert sind.
- Verfahren nach Anspruch 1, bei der eine nachfolgende Aktion der Wiederherstellungsaktionen in der hierarchischen Abfolge für den Zielprozessor nur ausgeführt wird, wenn eine direkt vorausgehende Aktion der
  hierarchischen Wiederherstellungsaktionen für den Zielprozessor länger als vor einer der festen Zeitperioden ausgeführt wurde.
- 3. Verfahren nach Anspruch 2, bei der die nachfolgende Aktion in der hierarchischen Abfolge ausgeführt wird, wenn es zur Erkennung einer der Programmspinschleifen gekommen ist, die eine der Ressourcen benötigt, die von einem der Prozessoren in dem Komplex mit Multiprozessorbetrieb innerhalb von zwei der festen Zeitperioden gehalten werden und in denen eine auslösende der hierarchischen Aktionen auf andere Weise ausgeführt wurde.
  - 4. Verfahren nach Anspruch 3, bei der die hierachische Abfolge die Aktion zum fehlerhaften Beenden der Routine in dem Zielprozessor in einer Weise einschließt, die es einer Ressourcen haltenden Routine in dem Zielprozessor verbietet, die normale Ausführung nach der Beendigung fortzusetzen.
- <sup>25</sup> 5. Verfahren nach Anspruch 3, bei der die hierarchische Abfolge die folgenden Aktionen umfaßt
  - A) Fortsetzen des Wartens auf die Ressource, die für eine zweite feste Zeitperiode freigegeben werden soll;
  - B) Fehlerhaftes Beenden einer Ressourcen haltenden Routine in dem Zielprozessor auf eine Weise, die es der Routine in dem Zielprozessor verbietet, die normale Ausführung nach der Beendigung fortzusetzen;
  - C) Abbruch der Ressourcen haltenden Routine in dem Zielprozessor auf eine Weise, die es der Routine in dem Zielprozessor nicht verbietet, die normale Ausführung fortzusetzen;
  - D) Entfernen des Zielprozessors aus dem Systemkomplex mit Multiprozessorbetrieb.
- 35 6. Verfahren nach Anspruch 3, bei der die hierachische Abfolge die folgenden der Reihe nach aufgeführten Aktionen umfaßt:
  - A) Fortsetzen des Wartens auf die Ressource, die für eine zweite feste Zeitperiode freigegeben werden soll;
  - B) Fehlerhafte Beendigung der Ressourcen haltenden Routine in dem Zielprozessor auf eine Weise, die es der Routine in dem Zielprozessor verbietet, die normale Ausführung nach der Beendigung fortzusetzen;
  - C) Beendigung der Ressourcen haltenden Routine in dem Zielprozessor auf eine Weise, die es der Routine in dem Zielprozessor nicht verbietet, die normale Ausführung fortzusetzen;
  - D) Entfernen des Zielprozessors aus dem Systemkomplex mit Multiprozessorbetrieb.
  - 7. Mechanismus für die Erkennung von und die Wiederherstellung aus übermäßigen Programmspinschleifen durch das Betriebssystem in einem Komplex mit Multiprozessorbetrieb, bestehend aus wenigstens zwei Prozessoren, einem Betriebssystem und unter den Prozessoren verteilten Ressourcen, der umfaßt:
    - A) Erkennungsmittel für das Erkennen, daß ein erster Prozessor sich in einer Programmspinschleife befindet, wobei er eine Ressource benötigt, die von einer Routine in einem zweiten Prozessor während einer festen Zeitperiode festgehalten wird:
    - B) Identifikationsmittel für die Identifizierung eines Zielprozessors in dem Systemkomplex als ein Ziel für die antwortende Wiederherstellungsaktion, wenn die Erkennungsmittel die Programmspinschleife erkennen;
    - C) einen Anzeiger für die Umgehung des Prozessors, der jedem der Prozessoren zugeordnet ist und eine "ein" sowie eine "aus"-Stellung besitzt, wobei der Anzeiger für die Umgehung auf die "ein"-Stellung gesetzt ist, wenn eine Routine für die Freistellung in dem Prozessor ausgeführt wird, der mit dem auf "ein" gestellten Anzeiger für die Umgehung verbunden ist;

- D) einem antwortenden Wiederherstellungsmittel für die Freistellung der Ressource, die von dem Zielprozessor nur gehalten wurde, wenn der Anzeiger für die Umgehung des Prozessors der mit dem Zielprozessor verbunden ist, auf "aus" gestellt ist.
- 8. Mechanismus nach Anspruch 7, bei dem das antwortende Wiederherstellungsmittel einen hierarchischen Satz aus Wiederherstellungsfunktionen umfaßt, die weiterhin eine ABEND-Auslösefunktion umfassen, um eine Ressourcen festhaltende Routine, die in dem Zielprozessor ausgeführt wird, zum fehlerhaften Beenden zu veranlassen, und es ihr erlauben, es erneut zu versuchen.
- 9. Mechanismus nach Anspruch 7, bei dem die für die antwortenden Wiederherstellungsmittel einen hierarchischen Satz aus Wiederherstellungsfunktionen besitzen, wobei die Funktionen folgendes umfassen:
  - A) Spinfunktion, um dem ersten Prozessor zu erlauben, für einen zweiten festen Zeitraum in der Programmspinschleife zu verbleiben;
  - B) eine ABEND-Auslösefunktion, um eine Ressourcen festhaltende Routine, die in dem Zielprozessor ausgeführt wird, zum fehler haften Beenden zu veanlassen und ihr zu erlauben, es erneut zu versuchen C) eine TERMINATE-Auslösefunktion, um eine Ressourcen festhaltende Routine, die in dem Zielprozessor ausgeführt wird, zu veranlassen, ohne Neuversuch zu beenden;
  - D) eine ACR-Funktion für das Entfernen des Zielprozessors aus dem Systemkomplex mit Multiprozessorbetrieb.
- 10. Mechanismus nach Anspruch 9, der weiter hin Mittel enthält, um die aufeinanderfolgenden Erkennungen der festen Zeitperioden der Programmspinschleifen zu bewirken, die zu der Identifikation des gleichen Zielprozessors oder eines anderen Zielprozessors führen, wobei die Wiederherstellungsfunktionen in der Reihenfolge A, B, C, D für einen bestimmten Zielprozessor aufgerufen werden, wenn eine der Funktionen kurz vor der festen Zeitperiode für den identifizierten Zielprozessor aufgerufen wurde.
  - 11. Mechanismus nach Anspruch 10, der weiterhin Mittel für das Verursachen einer aufeinanderfolgenden Erkennung der festen Zeitperiode für eine Programmspinschleife umfaßt, die einer früheren Erkennung folgen, um eine aufeinanderfolgende Wiederherstellungsfunktion für den identifizierten Zielprozessor aufzurufen, wenn es zu der aufeinanderfolgenden Erkennung inner halb von 2 festen Zeitperioden der früheren Erkennung kommt.

### Revendications

15

30

40

45

- 1. Dans un environnement de système de multitraitement comprenant au moins deux processeurs, un système d'exploitation, et des ressources partagées par des processeurs, procédé de reconnaissance et de récupération de boucles tournantes excessives par le système d'exploitation, comprenant:
  - A) détecter, par une routine de détection dans un premier processeur, que ledit premier processeur a été dans un boucle tournante demandant une ressource détenue par une routine de maintien de ressource dans un autre processeur pendant une durée fixée;
    - B) identifier un processeur cible dans ledit environnement de système comme étant une cible pour une action de récupération sensible;
    - C) accomplir aucune action de récupération sensible si un indicateur de dérivation instauré par une routine dans ledit deuxième processeur l'indique pareillement;
    - D) accomplir automatiquement pour ledit processeur cible une action parmi une séquence hiérarchique d'actions de récupération programmées sensibles si ledit indicateur de dérivation est inactif;
    - E) continuer à identifier ladite cible et à accomplir d'autres actions de récupérations hiérarchiques pour ledit processeur cible jusqu'à ce que ledit processeur cible ne soit plus identifié comme étant ladite cible;
    - F) continuer à détecter ainsi le maintien d'une quelconque desdites ressources pendant ladite durée fixée et à identifier des processeur cibles et accomplir des actions de récupération hiérarchiques spécifiques au processeur cible jusqu'à ce que toutes lesdites ressources soient acquises par tous les processeurs de détection.
- 2. Procédé selon la revendication 1, dans lequel une action ultérieure parmi lesdites actions de récupération dans ladite séquence hiérarchique est accomplie pour ledit processeur cible uniquement si une action immédiatement précédente des actions de récupération hiérarchiques a été accomplie pour ledit processeur

cible il y a plus longtemps qu'une des desdites durées fixées.

5

10

15

20

25

30

35

40

45

50

- 3. Procédé selon la revendication 2, dans lequel ladite action ultérieure dans ladite séquence hiérarchique est accomplie s'il y a eu ladite détection d'une desdites boucles tournantes demandant une desdites ressources maintenues par l'un quelconque desdits processeurs dans ledit environnement de multitraitement pendant deux desdites durées fixées, et dans lequel une action initiale desdites actions hiérarchiques est accomplie autrement.
- 4. Procédé selon la revendication 3, dans lequel ladite séquence hiérarchique comprend l'action de terminer anormalement ladite routine dans ledit processeur cible d'une manière qui permette à une routine de maintien de ressource dans ledit processeur cible de reprendre l'exécution normale après l'effacement.
  - 5. Procédé selon la revendication 3, dans lequel ladite séquence hiérarchique comprend les actions de:
    - A) continuer à attendre ladite ressource à libérer pendant une deuxième durée fixée;
    - B) terminer anormalement une routine de maintien de ressource dans ledit processeur cible d'une manière qui permette à ladite routine dans ledit processeur cible de reprendre l'exécution normale après l'effacement:
    - C) terminer ladite routine de maintien de ressource dans ledit processeur cible d'une manière qui ne permette pas à ladite routine dans ledit processeur cible de reprendre l'exécution normale;
    - D) supprimer ledit processeur cible dudit environnement de système de multitraitement.
  - Procédé selon la revendication 3, dans lequel ladite séquence hiérarchique comprend les actions suivantes dans l'ordre qui suit:
    - A) continuer à attendre que ladite ressource soit libérée pendant une deuxième durée fixée;
    - B) terminer anormalement ladite routine de maintien de ressource dans ledit processeur cible d'une manière qui permette à ladite routine dans ledit processeur cible de reprendre l'exécution normale après l'effacement;
    - C) terminer ladite routine de maintien de ressource dans ledit processeur cible d'une manière qui ne permette pas à ladite routine dans ledit processeur cible de reprendre l'exécution normale;
    - D) supprimer ledit processeur cible dudit environnement de système de multitraitement.
  - 7. Dans un environnement de système de multitraitement comprenant au moins deux processeurs, un système d'exploitation, et des ressources partagées par des processeurs, mécanisme de reconnaissance et de récupération de boucles tournantes excessives par le système d'exploitation, comprenant;
    - A) un moyen de détection pour détecter qu'un premier processeur a été dans une boucle tournante demandant une ressource détenue par une routine de maintien de ressource dans un autre processeur pendant une durée fixée;
    - B) un moyen d'identification pour identifier un processeur cible dans ledit environnement de système comme étant une cible pour une action de récupération sensible lorsque ledit moyen de détection détecte ladite boucle tournante;
    - C) Un indicateur de dérivation de processeur associé à chacun desdits processeurs et ayant un état "actif" et un état "inactif", ledit indicateur de dérivation étant instauré à l'état "actif" lorsqu'une routine d'exemption exécute dans ledit processeur associé audit indicateur de dérivation "actif";
    - D) un moyen de récupération sensible pour libérer ladite ressource détenue par ledit processeur cible uniquement si ledit indicateur de dérivation de processeur associé audit processeur cible est "inactif".
- 8. Mécanisme selon la revendication 7, dans lequel ledit moyen de récupération sensible comprend un ensemble hiérarchique de fonctions de récupération qui comprennent en outre une fonction d'enclenchement ABEND pour permettre à une routine de maintien de ressource exécutant dans ledit processeur cible de terminer anormalement, permettant une relance.
- Mécanisme selon la revendication 7, dans lequel ledit moyen de récupération sensible comprend un ensemble de fonctions hiérarchiques, lesdites fonctions comprenant:
  - A) une fonction de rotation pour permettre audit premier processeur de rester dans ladite boucle tournante pendant une deuxième durée fixée;
  - B) une fonction d'enclenchement ABEND pour permettre à une routine de maintien de ressource exécutant dans ledit processeur cible de terminer anormalement, permettant une relance;
  - C) une fonction d'enclenchement de TERMINAISON pour permettre à une routine de maintien de ressource exécutant dans ledit processeur cible de terminer sans relance;

- D) une fonction ACR pour supprimer ledit processeur cible dudit environnement de système de multitraitement.
- 10. Mécanisme selon la revendication 9, comprenant en outre un moyen pour permettre à des détections successives desdites durées fixées de boucle tournante provoquant l'identification du même processeur cible ou d'un processeur cible différent, de permettre l'invocation d'une desdites fonctions de récupération, lesdites fonctions de récupération étant invoquées dans l'ordre A, B, C, et D pour un processeur cible particulier, si l'une desdites fonctions a été invoquée moins récemment que ladite durée fixée pour ledit processeur cible identifié.

5

10

15

20

25

30

35

40

45

50

55

11. Mécanisme selon la revendication 10, comprenant en outre un moyen pour permettre à une détection successive de ladite durée fixée de boucle tournante venant après une détection précédente, d'invoquer une fonction de récupération séquentielle pour ledit processeur cible identifié lorsque ladite détection successive apparaît dans deux intervalles de temps fixé de ladite détection précédente.





FIG. 2A EXCESSIVE SPIN LOOP RECOVERY PROCESSING






FIG.3 RECOVERY ACTION PROCESSING INCREMENT INDEX FOR FAILING CP -31 YES INDEX RETURN(SPIN) 32 NO SET ABEND INDICATORS AND SIGNAL "ABEND" TO YES RETURN INDEX (ABEND) =2 FAILING CP NO SIGP RESTART 33 -ABEND SET TERM INDICATORS YES INDEX RETURN AND SIGNAL "TERM" TO =3 (TERM) FAILING CP NO SIGP RESTART TERM INITIATE ACR INDEX RETURN FOR FAILING =4 (ACR) CP

CP5				FAILING				PROBLEM RESOLVED
(Pu	WAIT FOR 5		CALL ESLR, ACTION=SPIN	CALL ESLR. RETN-SERLZN			CALL ESLR, ACTION-ABEND	
CP3				FAILING	<del>-</del>			PROBLEM RESOLVED
Ü	٣		ý z	FA]		άz		PR( RES
CP2	3 WAIT FOR 3		R, LZN CALL ESLR, NO ACTION		Ä. N.	CALL ESLR, NO ACTION		
CP1	83 WAIT FOR 3	R, PIN	CALL ESLR, RETN-SERLZN C,	LR, ABEND	CALL ESLR, NO ACTION		SLR, TERM	
CPO	WAIT FOR	CALL ESLR, 1 ACTION=SPIN		1 CALL ESLR, 2 ACTION=ABEND			CALL ESLR, ACTION=TERM	
F16.4	+ + + + + + + + + + + + + + + + + + +	T+10 T+10.1	1+12 1+12.1 1+13.1	T+20.1 T+20.2	T+22 T+22	T+23.1 T+23.2	T+30.2 T+30.3	T+32.1 T+32.2

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

# **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

# IMAGES ARE BEST AVAILABLE COPY.

□ OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.